A CMOS compatible photosensor with high output current levels and an area efficient scheme for automatic signal-range centering according to illumination conditions are presented. The high output current levels allow the use of these devices in continuoustime asynchronous imagers, as well as in high sampling-frequency applications.
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A CMOS compatible photosensor with high output current levels and an area efficient scheme for automatic signal-range centering according to illumination conditions are presented. The high output current levels allow the use of these devices in continuoustime asynchronous imagers, as well as in high sampling-frequency applications.
Introduction: Light sensing and the associated transduction of its intensity into an electrical current (variable) is required to interface electronic equipment for image recording and monitoring 1 . This operation is also a basic feature for the emerging class of highly-parallel image processing electronic systems, with potential application in artificial neuro-vision, pattern recognition, alert and control, etc. 2, 3 In particular, for this latter class of applications, CMOS imagers enable the realization of parallel processing chips for vision applications in the standard, and cheapest, VLSI technologies.
Electronic imagers consist of two-dimensional pixel arrays to encode the input image into a matrix of currents, one per pixel. A basic problem found in their design is the realization of the sensory devices themselves. Conventional CMOS imagers use reverse-biased diodes as light-controlled current sources to discharge previously charged capacitors during a prescribed time interval. 1 For repeated image acquisition, a periodic sequence of precharge and discharge intervals is required. This letter proposes the use of two or more vertical BJTs in a Darlington configuration as photoactive devices. The resulting photosensors produce larger current levels with smaller area consumption, and seem to be specially adequate for binary images.
Another problem found in the design of electronic imagers arises in that the average of the pixels' intensity for a given scene can be drastically different depending on the environment luminosity. For this reason, many image acquisition systems employ mechanical adaptation of the optical interface to achieve a prescribed average luminosity over the sensor array. This letter proposes a collective computation circuit to obtain a similar result using electronic adaptation. In this manner, images with very different luminosity can be directly acquired by the sensor array without any optical regulation mechanism.
The proposed photosensors and signal-range centering circuitry have been tested on a 1.5µm n-well CMOS technology. Darlington photosensor: Fig. 1a shows the conceptual cross section of a conventional CMOS photodiode. The photogenerated reverse current I J in the diode is approximately linear with light intensity, and proportional to the junction area 4 , (1) where α is a proportionality factor, A W is the well region area, and L is the light intensity. As a reference, for the technology used, the product αL under normal laboratory illumination is approximately 4.5pA/µm 2 . Unless very large devices are used, the resulting current levels are too low to be directly used as input to typical processing circuits.
A well-known alternative 5 is the use of vertical bipolar transistors, as shown in Fig. 1b . The reverse bias current of the well-substrate (base-collector) junction constitutes a base current, and is amplified at the emitter by the usual relationship in the active-forward region,
The measured value of β F in the technology used is 39, which gives a photo-current to well-area ratio of 180pA/µm 2 under normal laboratory illumination. Still, the resulting current levels are too low to be directly used in most practical cases. Further amplification can be achieved by using two (or more) vertical junction transistors in a Darlington configuration, as shown in Fig. 2 . The resulting current is given by, (3) where subscripts S and A refer to transistors Q S and Q A in Fig. 2 , respectively. Maximum area efficiency can be obtained using amplifying transistors (Q A ) with minimum geometries, and designing the well region of the sensing transistor (Q S ) to achieve the required sensitivity. Neglecting the second term in (3), and approximating the photosensor area by A WS , the photocurrent to area ratio of this device, under normal laboratory illumination, is in the range of 7nA/µm 2 . In this manner, the resulting photo-currents can be directly evaluated in typical applications.
Signal-range centering:
Consider the circuit shown in Fig. 3 . The basic idea is to modify the image representation by replacing the current at each sensor by its deviation with respect to their mean value.
For this purpose, the circuitry in Fig. 3 must be replicated at every sensor location, and node V TH must be common to every sensor. At each individual sensor i, the photo-generated current 
Finally, it is clear from Fig. 3 that (6) which is the required transformation of the individual currents. Note that, if required, the average photo-current value can be 
recovered from the voltage level at node V TH , for instance using a current mirror and hence, the image transformation represents no loss of information.
A small-signal analysis of the current division effect at node V TH due to finite impedances results in (7) where g mn is the small-signal transconductance of transistors M n1 (i), and g dsp is the output conductance of transistors M p2 (i). For simplicity, we have assumed that g dsp is constant throughout the sensor array (in fact, it depends on the individual current I o (i) at each sensor). Under normal circumstances g mn >> g dsp and hence, equation (5) is a good approximation of (7), as expected. The important issue is that the finite-impedance error reflected in (7) does not increase with the number of sensors in the array, because both the equivalent g dsp and g mn are multiplied by N. Experiment: The Darlington photosensor structure and the signal-range centering circuitry have been evaluated using several prototypes manufactured on a 1.5µm n-well CMOS digital technology. The signal-range centering circuitry has been successfully used, together with minimum geometry Darlington photosensors (A WS = 185µm
2 ), in several highly-parallel image-processing chips 6 . The image-acquisition circuitry was evaluated under different illumination conditions, corresponding to light-source power dissipation within a two-decade range. 
